This website requires JavaScript.
Explore
Help
Register
Sign In
mirror
/
bsnes
Watch
1
Star
0
Fork
0
You've already forked bsnes
mirror of
https://github.com/bsnes-emu/bsnes.git
synced
2025-02-23 22:52:34 +01:00
Code
Issues
Projects
Releases
Wiki
Activity
bsnes
/
Core
History
Lior Halphon
15b6c48d7c
Fixed vblank_stat_intr-C
2018-03-10 15:52:22 +02:00
..
apu.c
Convert div counter to the SM mechanism
2018-02-23 13:16:05 +02:00
apu.h
Components not affected by CGB’s double speed mode now operate in 8MHz mode to theoretically make advance_cycles(gb, 1) safe.
2018-02-20 21:17:12 +02:00
camera.c
…
camera.h
…
debugger.c
Merge branch 'master' into timing
2018-03-01 21:22:33 +02:00
debugger.h
…
display.c
Fixed vblank_stat_intr-C
2018-03-10 15:52:22 +02:00
display.h
Rewrote PPU (currently only emulates DMG correctly) to use the new timing mechanism. Removed “future interrupts” (No longer required because SameBoy is now T-cycle based)
2018-02-25 00:48:45 +02:00
gb_struct_def.h
…
gb.c
Changing the timings of memory writes so they’re not effectively one T-cycle late. This screws up APU’s cycle accuracy for now.
2018-03-05 21:17:37 +02:00
gb.h
Goodbye
2018-03-09 23:34:23 +02:00
joypad.c
Rewrote PPU (currently only emulates DMG correctly) to use the new timing mechanism. Removed “future interrupts” (No longer required because SameBoy is now T-cycle based)
2018-02-25 00:48:45 +02:00
joypad.h
…
mbc.c
…
mbc.h
…
memory.c
Merge branch 'master' into timing
2018-03-01 21:22:33 +02:00
memory.h
…
printer.c
…
printer.h
…
rewind.c
…
rewind.h
…
save_state.c
Rewriting the PPU rendering: T-cycle accurate background rendering. DMG only, CGB completely broken
2018-03-03 15:47:36 +02:00
save_state.h
…
symbol_hash.c
…
symbol_hash.h
…
timing.c
Changing the timings of memory writes so they’re not effectively one T-cycle late. This screws up APU’s cycle accuracy for now.
2018-03-05 21:17:37 +02:00
timing.h
Rewrote PPU (currently only emulates DMG correctly) to use the new timing mechanism. Removed “future interrupts” (No longer required because SameBoy is now T-cycle based)
2018-02-25 00:48:45 +02:00
z80_cpu.c
Changing the timings of memory writes so they’re not effectively one T-cycle late. This screws up APU’s cycle accuracy for now.
2018-03-05 21:17:37 +02:00
z80_cpu.h
…
z80_disassembler.c
Fixed ‘call’ instruction not being properly symbolicated.
Closes
#37
2018-03-01 21:12:37 +02:00