mirror of
https://github.com/bsnes-emu/bsnes.git
synced 2025-02-24 07:02:27 +01:00
byuu says: Changelog: - Master System: merged Bus into CPU - Mega Drive: merged BusCPU into CPU; BusAPU into AU - Mega Drive: added TMSS emulation; disabled by default [hex\_usr] - VDP lockout not yet emulated - processor/arm7tdmi: renamed interrupt() to exception() - processor/arm7tdmi: CPSR.F (FIQ disable) flag is set on reset - processor/arm7tdmi: pipeline decode stage caches CPSR.T (THUMB mode) [MerryMage] - fixes `msr_tests.gba` test F - processor/arm7tdmi/disassembler: add PC address to left of currently executing instruction - processor/arm7tdmi: stop forcing CPSR.M (mode flags) bit 4 high (I don't know what really happens here) - processor/arm7tdmi: undefined instructions now generate Undefined 0x4 exception - processor/arm7tdmi: thumbInstructionAddRegister masks PC by &~3 instead of &~2 - hopefully this is correct; &~2 felt very wrong - processor/arm7tdmi: thumbInstructionStackMultiple can use sequential timing for PC/LR PUSH/POP [Cydrak] - systems/Mega Drive.sys: added tmss.rom; enable with cpu version=1 - tomoko: detect when a ruby video/audio/input driver crashes higan; disable it on next program startup v104 blockers: - Mega Drive: support 8-bit SRAM (even if we don't support 16-bit; don't force 8-bit to 16-bit) - Mega Drive: add region detection support to icarus - ruby: add default audio device information so certain drivers won't default to silence out of the box
99 lines
2.3 KiB
C++
99 lines
2.3 KiB
C++
#include <md/md.hpp>
|
|
|
|
namespace MegaDrive {
|
|
|
|
CPU cpu;
|
|
#include "bus.cpp"
|
|
#include "serialization.cpp"
|
|
|
|
auto CPU::Enter() -> void {
|
|
while(true) scheduler.synchronize(), cpu.main();
|
|
}
|
|
|
|
auto CPU::main() -> void {
|
|
if(state.interruptPending) {
|
|
if(state.interruptPending.bit((uint)Interrupt::Reset)) {
|
|
state.interruptPending.bit((uint)Interrupt::Reset) = 0;
|
|
r.a[7] = bus->readWord(0) << 16 | bus->readWord(2) << 0;
|
|
r.pc = bus->readWord(4) << 16 | bus->readWord(6) << 0;
|
|
}
|
|
|
|
if(state.interruptPending.bit((uint)Interrupt::HorizontalBlank)) {
|
|
if(4 > r.i) {
|
|
state.interruptPending.bit((uint)Interrupt::HorizontalBlank) = 0;
|
|
return exception(Exception::Interrupt, Vector::HorizontalBlank, 4);
|
|
}
|
|
}
|
|
|
|
if(state.interruptPending.bit((uint)Interrupt::VerticalBlank)) {
|
|
if(6 > r.i) {
|
|
state.interruptPending.bit((uint)Interrupt::VerticalBlank) = 0;
|
|
return exception(Exception::Interrupt, Vector::VerticalBlank, 6);
|
|
}
|
|
}
|
|
}
|
|
|
|
instruction();
|
|
}
|
|
|
|
auto CPU::step(uint clocks) -> void {
|
|
while(wait) {
|
|
Thread::step(1);
|
|
synchronize();
|
|
}
|
|
|
|
Thread::step(clocks);
|
|
synchronize();
|
|
}
|
|
|
|
auto CPU::synchronize() -> void {
|
|
synchronize(apu);
|
|
synchronize(vdp);
|
|
synchronize(psg);
|
|
synchronize(ym2612);
|
|
for(auto peripheral : peripherals) synchronize(*peripheral);
|
|
}
|
|
|
|
auto CPU::raise(Interrupt interrupt) -> void {
|
|
if(!state.interruptLine.bit((uint)interrupt)) {
|
|
state.interruptLine.bit((uint)interrupt) = 1;
|
|
state.interruptPending.bit((uint)interrupt) = 1;
|
|
}
|
|
}
|
|
|
|
auto CPU::lower(Interrupt interrupt) -> void {
|
|
state.interruptLine.bit((uint)interrupt) = 0;
|
|
state.interruptPending.bit((uint)interrupt) = 0;
|
|
}
|
|
|
|
auto CPU::load(Markup::Node node) -> bool {
|
|
tmssEnable = false;
|
|
if(node["cpu/version"].natural() == 1) {
|
|
if(auto name = node["cpu/rom/name"].text()) {
|
|
if(auto fp = platform->open(ID::System, name, File::Read, File::Required)) {
|
|
fp->read(tmss, 2 * 1024);
|
|
tmssEnable = true;
|
|
}
|
|
}
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
auto CPU::power() -> void {
|
|
M68K::bus = this;
|
|
M68K::power();
|
|
create(CPU::Enter, system.frequency() / 7.0);
|
|
|
|
io = {};
|
|
io.version = tmssEnable;
|
|
io.romEnable = !tmssEnable;
|
|
io.vdpEnable[0] = !tmssEnable;
|
|
io.vdpEnable[1] = !tmssEnable;
|
|
|
|
state = {};
|
|
state.interruptPending.bit((uint)Interrupt::Reset) = 1;
|
|
}
|
|
|
|
}
|