mirror of
https://github.com/bsnes-emu/bsnes.git
synced 2025-02-24 15:12:23 +01:00
4e2eb23835
byuu says: Changelog: - added Cocoa target: higan can now be compiled for OS X Lion [Cydrak, byuu] - SNES/accuracy profile hires color blending improvements - fixes Marvelous text [AWJ] - fixed a slight bug in SNES/SA-1 VBR support caused by a typo - added support for multi-pass shaders that can load external textures (requires OpenGL 3.2+) - added game library path (used by ananke->Import Game) to Settings->Advanced - system profiles, shaders and cheats database can be stored in "all users" shared folders now (eg /usr/share on Linux) - all configuration files are in BML format now, instead of XML (much easier to read and edit this way) - main window supports drag-and-drop of game folders (but not game files / ZIP archives) - audio buffer clears when entering a modal loop on Windows (prevents audio repetition with DirectSound driver) - a substantial amount of code clean-up (probably the biggest refactoring to date) One highly desired target for this release was to default to the optimal drivers instead of the safest drivers, but because AMD drivers don't seem to like my OpenGL 3.2 driver, I've decided to postpone that. AMD has too big a market share. Hopefully with v093 officially released, we can get some public input on what AMD doesn't like.
65 lines
1.2 KiB
C++
65 lines
1.2 KiB
C++
uint8 uPD96050::sr_read() {
|
|
return regs.sr >> 8;
|
|
}
|
|
|
|
void uPD96050::sr_write(uint8 data) {
|
|
}
|
|
|
|
uint8 uPD96050::dr_read() {
|
|
if(regs.sr.drc == 0) {
|
|
//16-bit
|
|
if(regs.sr.drs == 0) {
|
|
regs.sr.drs = 1;
|
|
return regs.dr >> 0;
|
|
} else {
|
|
regs.sr.rqm = 0;
|
|
regs.sr.drs = 0;
|
|
return regs.dr >> 8;
|
|
}
|
|
} else {
|
|
//8-bit
|
|
regs.sr.rqm = 0;
|
|
return regs.dr >> 0;
|
|
}
|
|
}
|
|
|
|
void uPD96050::dr_write(uint8 data) {
|
|
if(regs.sr.drc == 0) {
|
|
//16-bit
|
|
if(regs.sr.drs == 0) {
|
|
regs.sr.drs = 1;
|
|
regs.dr = (regs.dr & 0xff00) | (data << 0);
|
|
} else {
|
|
regs.sr.rqm = 0;
|
|
regs.sr.drs = 0;
|
|
regs.dr = (data << 8) | (regs.dr & 0x00ff);
|
|
}
|
|
} else {
|
|
//8-bit
|
|
regs.sr.rqm = 0;
|
|
regs.dr = (regs.dr & 0xff00) | (data << 0);
|
|
}
|
|
}
|
|
|
|
uint8 uPD96050::dp_read(uint12 addr) {
|
|
bool hi = addr & 1;
|
|
addr = (addr >> 1) & 2047;
|
|
|
|
if(hi == false) {
|
|
return dataRAM[addr] >> 0;
|
|
} else {
|
|
return dataRAM[addr] >> 8;
|
|
}
|
|
}
|
|
|
|
void uPD96050::dp_write(uint12 addr, uint8 data) {
|
|
bool hi = addr & 1;
|
|
addr = (addr >> 1) & 2047;
|
|
|
|
if(hi == false) {
|
|
dataRAM[addr] = (dataRAM[addr] & 0xff00) | (data << 0);
|
|
} else {
|
|
dataRAM[addr] = (dataRAM[addr] & 0x00ff) | (data << 8);
|
|
}
|
|
}
|